

A Novel Multilevel Inverter Topology with Reduced Switches using Fuzzy Controller

R. Venkatesh¹, Dr. S. Senthilkumar²

Assistant Professor, Dept of Electrical and Electronics Engineering, Annapoorana Engineering College, Salem¹

Associate professor, Dept of Electrical and Electronics Engineering, Government College of Engineering, Salem²

Abstract: Multilevel inverter has become popular in recent years for high power applications. Their major drawbacks are complexity, required more numbers of power devices and complex control circuitry. This paper proposes fuzzy logic controller based a new multilevel inverter topology using an H bridge output stage with three bidirectional auxiliary switch. In the proposed circuit configuration the inverter produces nine levels including a zero. The new topology produces a significant reduction in the number of power devices and capacitors required to implement a multilevel output when compared to the conventional MLIs. The Total Harmonic Distortions generated by multilevel inverter can greatly reduced by fuzzy logic control scheme. In this proposed work the harmonics distortion was reduced by using Fuzzy Logic Control scheme, which increases the performance of the multilevel inverter.

Keywords: H-Bridge, Multilevel inverter, Fuzzy logic, Bidirectional Switch, Total Harmonic Distortion (THD)

I INTRODUCTION

The multilevel inverter was first introduced in 1975. The first multilevel inverter introduced was three level inverter. A multilevel inverter is a power electronic system that forms a desired output voltage from single dc voltage as input. With an increasing number of auxiliary switches, the inverter output voltage waveform approaches a nearly sinusoidal waveform while using a fundamental frequency switching scheme. The various topologies presented in the literature as multilevel inverters [1] shows a number of characteristics in common. The advantages of multilevel inverters are

- reduction in the voltages applied to the main power switches, enabling operation at higher load voltages.
- reduction in the commutation frequency applied to the power components
- transient voltages automatically limited.

The major drawbacks associated with the multilevel configurations are their circuit complexity it requires more number of power switches that must be commutated in a exactly determined sequence by a dedicated modulator circuit.

In the past, these disadvantages were almost overwhelming; due to the cost differences they produced between multilevel and standard configurations. Multilevel converters were used only in some high power applications such as high power motor drivers in marine, mining, or chemical industries applications, high power transmission, power line conditioners, etc. [2]–[11]. In all these applications their advantages compensate the cost differential. Multilevel inverters are promising; they have nearly sinusoidal output-voltage waveforms, output current with better harmonic profile, less stressing of

electronic components owing to decreased voltages, switching losses that are lower than those of conventional two-level inverters, a smaller filter size, and lower EMI, all of which make them cheaper, lighter, and more compact [12], [13].

Various topologies for multilevel inverters have been proposed over the years. Common ones are diode-clamped [14]–[19], flying capacitor or multicell [20]–[26], cascaded H-bridge [17]–[30], and modified H-bridge multilevel [1].

A single-phase inverter is usually used for residential or low-power applications of power ranges that are less than a kW. One of the significant advantages of multilevel inverters configuration is the harmonic reduction in the output waveform without increasing switching frequency or decreasing the inverter power output.

The output voltage waveform of a multilevel inverter is composed of the number of voltages, typically obtained from capacitor voltage sources. Multilevel starts from three levels. As number of levels reach infinity, the output THD approaches zero. The number of the achievable voltage levels, however, is limited by voltage unbalance problems, voltage clamping requirement, circuit layout and packaging constraints.

A generalized circuit configuration of the new topology is shown in Fig.1 the proposed inverter topology is developed from this general configuration which has the advantages of the reduced number of power switching devices. The percentage reduction in the number of power switches compared to conventional H-bridge multilevel inverter is shown in Table 1.

TABLE I Comparison between Two Inverter Topology and Four Different Levels

Inverter type	Number of switches			
	5- level	7- level	9- level	11- level
Cascaded	8	12	16	20
Proposed Topology	5	6	7	8
% Reduction	37.5%	50%	56.25%	60%




Fig. 1 Generalized Multilevel Inverter Configuration of the New Topology

This new topology has the advantage of its reduced number of switching devices compared to the conventional cascaded H-bridge and diode-clamped multilevel inverters for the same number of levels. It can also be extended to any number of levels.

The modes of operation of a 9-level inverter are presented, where similar modes can be realized for higher levels. The inverter operation is controlled using switching angles based on PWM with help of pulse generator. These angles are obtained from solving the waveform equations using the theory of resultants.




Fig. 2 New Topology Block Diagram of Nine Level Inverter




Fig. 3 Proposed Nine Level H Bridge Inverter Topology

Simulation of higher levels of the proposed inverter topology is carried out using MATLAB the validity of the proposed topology and the harmonic elimination method are verified experimentally for 9 level inverters. This paper presents how reduced harmonic distortion is achieved for a new topology of multilevel inverters using programmed PWM technique.

II. MULTILEVEL INVERTER TOPOLOGY

The single-phase nine-level inverter was developed from the generalized inverter as shown in Fig.1. It comprises a single-phase conventional H-bridge inverter, three bidirectional switches, and a capacitor voltage divider formed by C1, C2, C3 and C4, as shown in Fig. 3. The modified H-bridge topology is significantly advantageous over other topologies, i.e., less power switch, power diodes, and less capacitor for inverters of the same number of levels.

Proper switching of the inverter can produce nine-output-voltage-levels (V_{dc} , $3V_{dc}/4$, $V_{dc}/2$, $V_{dc}/4$, 0 , $-V_{dc}/4$, $-V_{dc}/2$, $-3V_{dc}/4$, $-V_{dc}$) from the dc supply voltage. The proposed inverter's operation can be divided into nine switching states. The required nine levels of output voltage were generated as follows.

Maximum positive output (V_{dc}): S_1 is ON connecting the load positive terminal to V_{dc} and S_4 is ON connecting the load negative terminal to ground. All other controlled switches are OFF. The voltage applied to the load terminals is V_{dc} . Fig.2(a) shows the current paths that are active at this stage.

Three-fourth positive output ($3V_{dc}/4$): The bidirectional switch S_5 is ON, connecting the load positive terminal, and S_4 is ON, connecting the load negative terminal to ground. All other controlled switches are OFF. The voltage applied to the load terminals is $3V_{dc}/4$

Half of the positive output ($V_{dc}/2$): the bidirectional switch S_6 is ON, connecting the load positive terminal and S_4 is ON, connecting the load negative terminal to ground. All other controlled switches are OFF. The voltage applied to the load terminals is $V_{dc}/2$.

One-fourth of the positive output ($V_{dc}/4$): The bidirectional switch S_7 is ON, connecting the load positive terminal, and S_4 is ON, connecting the load negative terminal to ground. All other controlled switches are OFF. The voltage applied to the load terminals is $V_{dc}/4$.

Zero output: This level can be produced by two switching combinations switches S_3 and S_4 are ON, or S_1 and S_2 are ON, and all other controlled switches are OFF. Terminal ab is short circuit, and the voltage applied to the load terminals is zero.

One-fourth negative output ($-V_{dc}/4$): The bidirectional switch S_5 is ON, connecting the load positive terminal, and S_2 is ON, connecting load negative to V_{dc} . All other controlled switches are OFF. The voltage applied to the load terminal is $-V_{dc}/4$.

Half of the negative output ($-V_{dc}/2$): The bidirectional switch S_6 is ON, connecting the load positive terminal and S_2 is ON, connecting the load negative terminal to ground. All other controlled switches are OFF. The voltage applied to the load terminals is $-V_{dc}/2$.

Three-fourth negative output ($-3V_{dc}/4$): The bidirectional switch S_7 is ON, connecting the load positive terminal, and S_2 is ON, connecting the load negative terminal to ground. All other controlled switches are OFF. The voltage applied to the load terminals is $-3V_{dc}/4$.

Maximum negative output ($-V_{dc}$): S_2 is ON, connecting the load negative terminal to V_{dc} and S_3 is ON, connecting the load positive terminal to ground. All other controlled switches are OFF. The voltage applied to the load terminals $-V_{dc}$.

Table II shows the switching combinations that generate the required nine output levels (V_{dc} , $3V_{dc}/4$, $V_{dc}/2$, $V_{dc}/4$, 0 , $-V_{dc}/4$, $-V_{dc}/2$, $-3V_{dc}/4$, $-V_{dc}$). In this configuration the four capacitor in the capacitive voltage divider are directly connected across the DC bus and since all switching combinations are activated in an output cycle, the dynamic voltage balance between the two capacitors is automatically restored.

TABLE II Switching Combinations Required To Generate The Nine Level Output Voltage Waveform

S_1	S_2	S_3	S_4	S_5	S_6	S_7	V_{out}
On	Off	Off	On	Off	Off	Off	V_{dc}
Off	Off	Off	On	On	Off	Off	$3V_{dc}/4$
Off	Off	Off	On	Off	On	Off	$V_{dc}/2$

Off	Off	Off	On	Off	Off	On	$V_{dc}/4$
On	On	Off	Off	Off	Off	Off	0
Off	On	Off	Off	On	Off	Off	$-V_{dc}/4$
Off	On	Off	Off	Off	On	Off	$-V_{dc}/2$
Off	On	Off	Off	Off	Off	On	$-3V_{dc}/4$
Off	On	On	Off	Off	Off	Off	$-V_{dc}$

III. FUZZY LOGIC CONTROL

Fuzzy logic control is the evaluation of a set of simple linguistic rules to determine the control action. To develop the rules of the fuzzy logic is needed the good understanding of the process to be controlled, but it does not require a complicated mathematical model. Due to the lack of conventional controller is used for more robust and fast result.

In a fuzzy logic control system, is no necessity for a plant model. The plant can be single input single output or multi-input multi-output. The configuration of fuzzy logic control scheme is shown in Fig.4. Fuzzy logic controller is composed of three parts such as fuzzification; inference engine and defuzzification are described below.




Fig 4: Configuration of Fuzzy Logic Controller

FUZZIFICATION

To translate the values of error and change in error in to fuzzy variable error is assigned with seven fuzzy variables called negative big (nb), negative medium (nm), negative small (ns), zero (zr), positive small (ps), positive medium (pm) and positive big (pb).

Similarly change in error and change alpha also assigned with that seven fuzzy variables. Error(e) and change in error(de) are the input variables, where e is difference between the reference power (Pref) and the actual power (Pout) of system.

Change in error(de) calculated by using sampling interval. The output from the fuzzy logic controller is the change in firing angle (dalpha). Triangular membership functions (trimf) are selected d for all these variables. The membership functions of the each variables error, change in error and change in firing angle are shown in Fig.4.1, Fig.4.2 and Fig.4.3 respectively.




Fig. 4.1: Membership Function for Error (e)




Fig. 4.2: Membership Function for Change in Error (de)




Fig. 4.3: Membership Function for Firing Angle(dalpha)

INTERFERENCE ENGINE

Inference engine performs three tasks: applying fuzzy operator, applying implication method and aggregating all outputs. Inference engine mainly consists of two sub blocks namely, fuzzy rule base and fuzzy implication.

The inputs which are now fuzzified are fed to the inference engine and the rule base is then applied. The output fuzzy sets are then identified using fuzzy implication method.

Table 3 shows the rule base of fuzzy logic controller, where all the entries of the matrix are fuzzy sets of error(e), change in error(de) and change in firing angle(dalpha) to the inverter by using fuzzy implication method is min-max.

The consequent fuzzy region is restricted the minimum (min) of the predicate truth while selecting output fuzzy

set. The output fuzzy region is updated by taking maximum (max) of these minimized fuzzy sets during shaping of output fuzzy space.

TABLE III Fuzzy Membership Function for Proposed FLC

		Rate of change of error (Δe)						
		n	n	nb	nb	nm	n	z
Error (e)	n	n	nb	nb	nm	n	z	p
	n	n	nb	nm	n	z	p	pm
	n	nm	n	z	p	pm	p	P
	nm	n	z	p	pm	p	p	P
	n	z	p	pm	p	p	p	P
	z	p	pm	pb	p	p	p	p
	z	p	pm	pb	p	p	p	p

DEFUZZIFICATION

The input for the defuzzification process is a fuzzy set and the output is a single number. For the final desired output a non-fuzzy value of control, a defuzzification stage is required. In the proposed scheme bisector defuzzification method is used for defuzzification.

IV MATLAB SIMULINK MODEL AND SIMULATION RESULT

MATLAB SIMULINK model was simulated for proposed configuration before it was physically implemented in a prototype. A nine level inverter model is constructed in MATLAB Simulink software. The new Fuzzy logic controller strategy with reduced number of switches is employed




Fig.5 MATLAB/SIMULINK Model of Proposed Nine Level Inverter




Fig. 5.1 Output Voltage of Nine Level Inverter




Fig. 6 Harmonic Analysis of Simulated Output

V. CONCLUSION

Multilevel inverters offers improved output waveforms and lower THD. The experimental circuit and simulated result show that clearly the new multilevel topology with three bidirectional auxiliary switches works as expected to generate the required nine level output using only seven power switches and four capacitors. This configuration reduced circuit complexity will be adequate for low-medium power applications where standard multilevel inverter cannot compete with two-level configurations due to cost, such as low-medium power UPS systems. The behavior of the proposed multilevel inverter was analyzed in detail and the desired number of levels of the inverter's output voltage can be achieved. The THD is less in the nine-level inverter compared with that in the seven, five and three-level inverters A further development of the proposed topology can able to be applied to any number of voltage levels within the power switches maximum voltage. As shown in generalized multilevel inverter configuration.

REFERENCES

[1] J. Rodriguez, J.-S. Lai, and F. Z. Peng, "Multi-level inverter: a survey of topologies, controls, and applications," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 724–738, Aug. 2002.
[2] M. Marchesoni and P. Tensa, "Diode-clamped multilevel converters: a practicable way to balance DC-link voltages," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 752–765, Aug. 2002.

[3] Y. Chen, B. Winyiwiwa, Z. Wolanski, and B.-T. Ooi, "Unified Power Flow Controller (UPFC) based on chopper stabilized diode-clamped multilevel converters," *IEEE Trans. Power Electron.*, vol. 15, no. 2, pp. 258–267, Mar. 2000.
[4] G. Venkataramanan and A. Bendre, "Reciprocity-transpositions-based sinusoidal pulsewidth modulation for diode-clamped multilevel converters," *IEEE Trans. Ind. Electron.*, vol. 49, no. 5, pp. 1035–1047, Oct. 2002.
[5] S. Sirisukprasert, J.-S. Lai, and T.-H. Liu, "Optimum harmonic reduction with a wide range of modulation indexes for multilevel converters," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 875–881, Aug. 2002.
[6] L. M. Tolbert and T. G. Habertler, "Novel multilevel inverter carrier-based PWM method," *IEEE Trans. Ind. Appl.*, vol. 35, no. 5, pp. 1098–1107, Sep./Oct. 1999.
[7] X. Yuan and I. Barbi, "A New Diode Clamping Multilevel Inverter," *IEEE Trans. Power Electron.*, vol. 15, no. 4, pp. 711–718, Jul. 2000. [8] M. D. Majrekar, P. K. Steimer, and T. A. Lipo, "Hybrid multilevel power conversion system: a competitive solution for high-power applications," *IEEE Trans. Ind. Appl.*, vol. 36, no. 3, pp. 834–841, May/Jun. 2000.
[9] L. M. Tolbert, F. Z. Peng, T. Cunningham, and J. N. Chiasson, "Charge balance control schemes for cascade multi-level converter in hybrid electric vehicles," *IEEE Trans. Ind. Electron.*, vol. 49, no. 5, pp. 1058–1064, Oct. 2002.
[10] N. P. Schibli, T. Nguyen, and A. C. Rufer, "A three-phase multilevel converter for high-power induction motors," *IEEE Trans. Power. Elec-tron.*, vol. 13, no. 5, pp. 978–986, Sep. 1998.
[11] F. Z. Peng, J. W. McKeever, and D. J. Adams, "A power line conditioner using cascade multi-level inverters for distribution systems," *IEEE Trans. Ind. Appl.*, vol. 34, no. 6, pp. 1293–1298, Nov./Dec. 1998
[12] P. K. Hinga, T. Ohnishi, and T. Suzuki, "A new PWM inverter for photovoltaic power generation system," in *Conf. Rec. IEEE Power Electron. Spec. Conf.*, 1994, pp. 391–395.
[13] Y. Cheng, C. Qian, M. L. Crow, S. Pekarek, and S. Atcitty, "A comparison of diode-clamped and cascaded multilevel converters for a STATCOM with energy storage," *IEEE Trans. Ind. Electron.*, vol. 53, no. 5, pp. 1512–1521, Oct. 2006.
[14] M. Saedifard, R. Iravani, and J. Pou, "A space vector modulation strategy for a back-to-back five-level HVDC converter system," *IEEE Trans. Ind. Electron.*, vol. 56, no. 2, pp. 452–466, Feb. 2009
[15] S. Alepuz, S. Busquets-Monge, J. Bordonau, J. A. M. Velasco, C. A. Silva, J. Pontt, and J. Rodríguez, "Control strategies based on symmetrical components for grid-connected converters under voltage dips," *IEEE Trans. Ind. Electron.*, vol. 56, no. 6, pp. 2162–2173, Jun. 2009.
[16] J. Rodriguez, S. Bernet, B. Wu, J. O. Pontt, and S. Kouro, "Multilevel voltage-source-converter topologies for industrial medium-voltage drives," *IEEE Trans. Ind. Electron.*, vol. 54, no. 6, pp. 2930–2945, Dec. 2007.
[17] M. M. Renge and H. M. Suryawanshi, "Five-level diode clamped inverter to eliminate common mode voltage and reduce dv/dt in medium voltage rating induction motor drives," *IEEE Trans. Power Electron.*, vol. 23, no. 4, pp. 1598–1160, Jul. 2008.
[18] E. Ozdemir, S. Ozdemir, and L. M. Tolbert, "Fundamental-frequency modulated six-level diode-clamped multilevel inverter for three-phase stand-alone photovoltaic system," *IEEE Trans. Ind. Electron.*, vol. 56, no. 11, pp. 4407–4415, Nov. 2009
[19] P. Lezana, R. Aguilera, and D. E. Quevedo, "Model predictive control of an asymmetric flying capacitor converter," *IEEE Trans. Ind. Electron.*, vol. 56, no. 6, pp. 1839–1846, Jun. 2009.
[20] A. Shukla, A. Ghosh, and A. Joshi, "Static shunt and series compensations of an SMIB system using flying capacitor multilevel inverter," *IEEE Trans. Power Del.*, vol. 20, no. 4, pp. 2613–2622, Oct. 2005.
[21] J. Huang and K. A. Corzine, "Extended operation of flying capacitor multilevel inverter," *IEEE Trans. Power Electron.*, vol. 21, no. 1, pp. 140–147, Jan. 2006.
[22] F. Z. Peng, "A generalized multilevel inverter topology with self voltage balancing," *IEEE Trans. Ind. Appl.*, vol. 37, no. 2, pp. 611–617, Mar./Apr. 2001

- [23] E. Villanueva, P. Correa, J. Rodríguez, and M. Pacas, "Control of a singlephase cascaded H-bridge multilevel inverter for grid-connected photovoltaic systems," *IEEE Trans. Ind. Electron.*, vol. 56, no. 11, pp. 4399–4406, Nov. 2009.
- [24] K. A. Corzine, M. W. Wielebski, F. Z. Peng, and J. Wang, "Control of cascaded multilevel inverters," *IEEE Trans. Power Electron.*, vol. 19, no. 3, pp. 732–738, May 2004.
- [25] C.-C. Hua, C.-W. Wu, and C.-W. Chuang, "A digital predictive current control with improved sampled inductor current for cascaded inverters," *IEEE Trans. Ind. Electron.*, vol. 56, no. 5, pp. 1718–1726, May 2009.
- [26] S. Vazquez, J. I. Leon, L. G. Franquelo, J. J. Padilla, and J. M. Carrasco, "DC-voltage-ratio control strategy for multilevel cascaded converters fed with a single DC source," *IEEE Trans. Ind. Electron.*, vol. 56, no. 7, pp. 2513–2521, Jul. 2009.
- [27] C. Cecati, F. Ciancetta, and P. Siano, "A multilevel inverter for photovoltaic systems with fuzzy logic control," *IEEE Trans. Ind. Electron.*, vol. 57, no. 12, pp. 4115–4125, Dec. 2010

BIOGRAPHIES



R. Venkatesh received the B.E. degree in Electrical and Electronics Engineering from Periyar university, Salem, India in 2004, the M.E. degree in Embedded Systems in 2006 from Vinayaka mission university, Salem, India. Currently he is working as Assistant professor in Department of Electrical and Electronics Engineering, Annapoorana Engineering College, Salem and pursuing his Ph.D in Anna university.



S. Senthil Kumar received the B.E. degree in Electrical and Electronics Engineering from Government College of Technology, Coimbatore, India in 1995, the M.E. degree in Power Systems in 1998 and the Ph.D. degree in Electrical Engineering in 2008 both from Anna University, Chennai, India. Since 2001, he has been with Government College of Engineering, Salem, India, where he is currently Assistant Professor in the Department of Electrical Engineering. His research interests include generation scheduling, power system optimization, distributed generation and power electronics. Mr. S. Senthil Kumar is the member of IEEE